Intelligent network systems for the future will require a great number of smart sensor LSIs that measure various physical data in surroundings. These LSIs have to operate with a low power, tens of microwatts or less, because they will probably be placed in non-ideal environments where energy for operation cannot be obtained sufficiently. To achieve such ultra-low power operation, CMOS circuits in sensor LSIs have to be operated in the subthreshold region of MOSFETs. For this purpose, we need to develop a circuit that provides a small reference current of less than tens of nanoamperes for the subthreshold CMOS circuits. We propose such a reference current circuit that is insensitive to temperature and power supply voltage.
Current references for subthreshold CMOS circuits have been proposed by Oguey and Aebischer [1] , and Hirose and others [2, 3] . The former current reference, however, shows a positive temperature coefficient of output current. The latter shows a zero temperature coefficient but consists of a complex circuit with many MOSFETs. Therefore, they are unsuitable for our purpose. The current reference circuit we propose will solve these problems and can be used for lowpower subthreshold MOS LSIs. The following describes the details of our current reference circuit. Figure 1 shows the current reference circuit we propose. The circuit consists of a bias-voltage subcircuit and a current-source subcircuit. Bias voltage V B for MOS resistor M 3 is generated by a diode-connected transistor M 4 . The current-source subcircuit accepts bias voltage V B and generates reference current I OUT . All MOSFETs are operated in the subthreshold region except for transistors M 3 and M 4 .
II. CIRCUIT CONFIGURATION

A. Operation Principle
The current I in a subthreshold-operated MOSFET D can be given by
where
) is a process-dependent parameter, µ is the mobility, C OX is the gate-oxide capacitance, η is the subthreshold slope factor, V TH is the threshold voltage, V T (=k B T/q) is the thermal voltage, k B is the Boltzmann constant, T is the absolute temperature, and q is the elementary charge [4] .
Current I BIAS flowing in each path of the bias-voltage subcircuit is determined by the ratio of the aspect ratios of M 1 and M 2 and the resistance of MOS resistor M 3 . The current is given by
The diode-connected transistor M 4 is operated in the strong inversion and saturation region. Its drain current I BIAS is given by
Because the currents in transistors M 3 
where ∆V TH76 is the difference between the threshold voltages of M 6 and M 7 (including the body effect in the transistors). From Eqs. (4), (5), and (6), we find that 
where ∆V TH (=∆V TH76 -∆V TH54 ) is the difference between the threshold voltages of transistors M 4 -M 7 . This way, we can obtain a small reference current of nanoamperes.
B. Temperature Dependence
The temperature dependence of the mobility µ can be given by µ(T)= µ(T 0 )(T/T 0 ) -m , where µ(T 0 ) is the carrier mobility at room temperature T 0 , and m is the mobility temperature exponent. The temperature coefficient (TC) of reference current I OUT in Eq. (7) is given by Therefore, the condition for a zero temperature coefficient can be given by
Setting ∆V TH to an appropriate value can provide a zero TC at room temperature. The value of V TH can be adjusted by a bias voltage V B . A sample circuit we designed showed a zero TC at ∆V TH = 47 mV. 
III. RESULTS
We confirmed the operation of our reference circuit with the aid of SPICE simulation. We used the SPECTRE level 53 model with a parameter set for the 0.35-µm 2P4M standard CMOS process. The power supply voltage was set to 3 V. To verify the stability of the circuit operation in device variation, we performed a corner analysis, using parameters provided by the manufacturer. The worst corners of nMOS and pMOS transistors (S: slow, T: typical, and F: fast) were taken into consideration. Figure 4 shows output current I OUT for five different process corner conditions. The value of I OUT changed with process corners. This is so because the difference in threshold voltages ∆V TH depends on the process corners of nMOS devices. However, the reference current I OUT has little temperature dependence in each process corner condition. Table I summarizes the performance of our reference circuits. The simulations showed the maximum power consumption of 1.9 µW at 80 °C. The line sensitivity was 0.08 %/V in a V DD range of 2 -3 V. The lower limit of supply voltage can be reduced less than 2 V by using an operational amplifier instead of the cascode current mirrors we used in this example. Our circuit is useful as a reference current circuit for micro-power LSIs.
